CAY16-104J4 – BOURNS

 
Part Number:
CAY16-104J4
 
 
Manufacturer:
 
 
Date Code:
0417
 
 
RoHS:
RoHS Compliant
 
 
MSL:
 
 
COO:
 
 
Description:

100kΩ Resistor Network: 4x Isolated, ±5%, 62.5mW, ±200ppm, 1206, Convex.

 
 
Datasheet:
 
 
Spotted a problem with product information? – let us know
ORDER NOW

Stock Quantity: 2261

Selling Unit: Each

Quantity Price (ex VAT)
1+ 0.06
10+
50+
100+

2261 in stock

Contact us for volume pricing

  • Same day shipping if ordered before 14.00 GMT
  • 6 month warranty on all stock items
  • All stock held and shipped from our UK warehouse
  • Worldwide shipping available, contact us for a quotation
  • We can ship on your DHL or UPS account if required
  • Any import duties or taxes are the responsibility of the receiver
 
Product Details:

Overview

The Bourns CAY16-104J4 is a high-density, 4-resistor isolated array designed for precise signal conditioning and impedance matching in compact electronic systems. Its critical operational characteristic lies in its consistent 100 kOhm resistance value across all four isolated elements, offering predictable performance. A key design consideration when utilizing such arrays is the potential for parasitic capacitance between adjacent resistors, which can impact high-frequency signal integrity; careful PCB layout and routing are paramount to mitigate this effect and ensure optimal performance, especially in sensitive analog front-ends.

Key Features

  • Resistor Values: 100 kOhms
  • Tolerance: ±5%
  • Number of Resistors: 4 (Isolated Circuit Type)
  • Power per Element: 250 mW
  • Operating Temperature Range: -55°C to +125°C
  • Package/Case: 1205 (0.65 mm length)

Applications

The component is engineered for deployment in systems requiring high reliability and performance under specific operating conditions. It provides functional stability across the stated design envelope.

  • Precision voltage division in sensor interfaces
  • Signal attenuation in audio processing circuits
  • Pull-up/pull-down termination for digital buses
  • Biasing networks for discrete transistor stages
 
 
Spotted a problem with product information? – let us know